SPARC - Wikipedia. SPARC, for Scalable Processor Architecture, is a reduced instruction set computing (RISC) instruction set architecture (ISA) originally developed by Sun Microsystems.
Its design was strongly influenced by the experimental Berkeley RISC system developed in the early 1. First released in 1. SPARC was one of the most successful early commercial RISC systems, and its success led to the introduction of similar RISC designs from a number of vendors through the 1. The first implementation of the original 3. SPARC V7) was used in Sun's Sun- 4workstation and server systems, replacing their earlier Sun- 3 systems based on the Motorola 6. SPARC V8 added a number of improvements that were part of the Super. SPARC series of processors released in 1.
![Apollo Embedded Version V7 24 Apollo Embedded Version V7 24](http://www.cnx-software.com/wp-content/uploads/2016/09/Vernee-Apollo-Lite-Mediatek-Helio-X20-Smartphone.jpg)
![Apollo Embedded Version V7 24 Apollo Embedded Version V7 24](https://ae01.alicdn.com/kf/HTB1wryWOVXXXXb7XVXXq6xXFXXXk/New-VOYO-VMac-Mini-font-b-PC-b-font-Intel-Apollo-N4200-License-Windows-10-font.jpg)
SPARC V9, released in 1. Sun's Ultra. SPARC processors in 1. Later, SPARC processors were used in SMP and CC- NUMA servers produced by Sun, Solbourne and Fujitsu, among others. The design was turned over to the SPARC International trade group in 1. SPARC International is also responsible for licensing and promoting the SPARC architecture, managing SPARC trademarks (including SPARC, which it owns), and providing conformance testing.
![Apollo Embedded Version V7 24 Apollo Embedded Version V7 24](https://pbs.twimg.com/media/CxZoO2-WEAAIkYG.jpg)
SPARC International was intended to grow the SPARC architecture to create a larger ecosystem; SPARC has been licensed to several manufacturers, including Atmel, Bipolar Integrated Technology, Cypress Semiconductor, Fujitsu, Matsushita and Texas Instruments. Due to SPARC International, SPARC is fully open, non- proprietary and royalty- free.
JPY (Japanese Yen) - Latest News, Analysis and Forex. https://www.dailyfx.com/jpy Latest JPY market news, analysis and Japanese Yen trading forecast from leading. MemTest86 Version History. On this page you can find a summary of all the changes that have been made in each version of MemTest86. Version 7.4 26/July/2017.
If you’ve been paying attention, cars are actually a pretty big theme in whispery dream-pop artist Lana Del Rey’s music. Her fifth record, Lust For Life, debuted.
By September 2. 01. SPARC processors are Fujitsu's SPARC6.
XII (introduced in 2. SPARC M1. 2 server) and SPARC6.
XIfx (introduced in 2. PRIMEHPC FX1. 00 supercomputer); and Oracle's SPARC M8 (introduced in September 2. On Friday, September 1, 2. Oracle Labs in November of 2. Oracle finally killed off SPARC design after the completion of the M8. Nearly the entire processor core development group in Austin was let go, and the same for the SOC teams in California and Burlington.[1][2]Features[edit]The SPARC architecture was heavily influenced by the earlier RISC designs including the RISC I and II from the University of California, Berkeley and the IBM 8.
These original RISC designs were minimalist, including as few features or op- codes as possible and aiming to execute instructions at a rate of almost one instruction per clock cycle. This made them similar to the MIPS architecture in many ways, including the lack of instructions such as multiply or divide. Another feature of SPARC influenced by this early RISC movement is the branch delay slot. The SPARC processor usually contains as many as 1.
According to the "Oracle SPARC Architecture 2. At any point, only 3.
These 2. 4 registers form what is called a register window, and at function call/return, this window is moved up and down the register stack. Each window has 8 local registers and shares 8 registers with each of the adjacent windows. The shared registers are used for passing function parameters and returning values, and the local registers are used for retaining local values across function calls. The "Scalable" in SPARC comes from the fact that the SPARC specification allows implementations to scale from embedded processors up through large server processors, all sharing the same core (non- privileged) instruction set. One of the architectural parameters that can scale is the number of implemented register windows; the specification allows from three to 3. Other architectures that include similar register file features include Intel i.
IA- 6. 4, and AMD 2. The architecture has gone through several revisions. It gained hardware multiply and divide functionality in Version 8.[4][5]6. SPARC specification published in 1. In SPARC Version 8, the floating point register file has 1. Each of them can be used as two single- precision registers, providing a total of 3. An odd- even number pair of double precision registers can be used as a quad- precision register, thus allowing 8 quad precision registers.
SPARC Version 9 added 1. No SPARC CPU implements quad- precision operations in hardware as of 2. Tagged add and subtract instructions perform adds and subtracts on values checking that the bottom two bits of both operands are 0 and reporting overflow if they are not. This can be useful in the implementation of the run time for ML, Lisp, and similar languages that might use a tagged integer format.
The endianness of the 3. SPARC V8 architecture is purely big- endian. The 6. 4- bit SPARC V9 architecture uses big- endian instructions, but can access data in either big- endian or little- endian byte order, chosen either at the application instruction (load/store) level or at the memory page level (via an MMU setting). The latter is often used for accessing data from inherently little- endian devices, such as those on PCI buses. History[edit]There have been three major revisions of the architecture. The first published version was the 3.
SPARC Version 7 (V7) in 1. SPARC Version 8 (V8), an enhanced SPARC architecture definition, was released in 1. The main differences between V7 and V8 were the addition of integer multiply and divide instructions, and an upgrade from 8. SPARC V8 served as the basis for IEEE Standard 1. IEEE standard for a 3.
SPARC Version 9, the 6. SPARC architecture, was released by SPARC International in 1. It was developed by the SPARC Architecture Committee consisting of Amdahl Corporation, Fujitsu, ICL, LSI Logic, Matsushita, Philips, Ross Technology, Sun Microsystems, and Texas Instruments. Newer specifications always remain compliant with the full SPARC V9 Level 1 specification.
In 2. 00. 2, the SPARC Joint Programming Specification 1 (JPS1) was released by Fujitsu and Sun, describing processor functions which were identically implemented in the CPUs of both companies ("Commonality"). The first CPUs conforming to JPS1 were the Ultra. SPARC III by Sun and the SPARC6. V by Fujitsu. Functionalities which are not covered by JPS1 are documented for each processor in "Implementation Supplements". At the end of 2. 00.
JPS2 was released to support multicore CPUs. The first CPUs conforming to JPS2 were the Ultra. SPARC IV by Sun and the SPARC6. VI by Fujitsu. In early 2. Sun released an extended architecture specification, Ultra. SPARC Architecture 2.
This includes not only the non- privileged and most of the privileged portions of SPARC V9, but also all the architectural extensions developed through the processor generations of Ultra. SPARC III, IV, IV+ as well as CMT extensions starting with the Ultra. SPARC T1 implementation: the VIS 1 and VIS 2 instruction set extensions and the associated GSR registermultiple levels of global registers, controlled by the GL register. Sun's 6. 4- bit MMU architectureprivileged instructions ALLCLEAN, OTHERW, NORMALW, and INVALWaccess to the VER register is now hyperprivilegedthe SIR instruction is now hyperprivileged. In 2. 00. 7, Sun released an updated specification, Ultra. SPARC Architecture 2. Ultra. SPARC T2 implementation complied.
In August 2. 01. 2, Oracle Corporation made available a new specification, Oracle SPARC Architecture 2. VIS 3 instruction set extensions and hyperprivileged mode to the 2. In October 2. 01. Oracle released SPARC M7, the first processor based on the new Oracle SPARC Architecture 2.
This revision includes VIS 4 instruction set extensions. SPARC architecture has provided continuous application binary compatibility from the first SPARC V7 implementation in 1. Sun Ultra. SPARC Architecture implementations. Among various implementations of SPARC, Sun's Super.
SPARC and Ultra. SPARC- I were very popular, and were used as reference systems for SPEC CPU9. CPU2. 00. 0 benchmarks. The 2. 96 MHz Ultra. SPARC- II is the reference system for the SPEC CPU2. SPARC architecture licensees[edit]The following organizations have licensed the SPARC architecture: Implementations[edit]Name (codename)Model. Frequency (MHz)Arch. Year. Total threads[note 1]Process (nm)Transistors (millions)Die size (mm.
IO pins. Power (W)Voltage (V)L1 Dcache (KB)L1 Icache (KB)L2 cache (KB)L3 cache (KB)SPARC(various), including MB8. V7. 19. 87–1. 99.
SPARC I (Tsunami)TI TMS3. S1. 04. 0–5. 0V8. Super. SPARC I (Viking)TI TMX3. Z5. 0 / Sun STP1. V8. 19. 92. 1×1=1. SPARClite. Fujitsu MB8.
V8. E1. 99. 21×1=1- -- -- -1. V, 2. 5–3. 3 V1, 2, 8, 1. SPARC (Colorado 1)Ross RT6. A4. 0–9. 0V8. 19. SPARC II (Swift)Fujitsu MB8. Sun STP1. 01. 26.
V8. 19. 94. 1×1=1. SPARC (Colorado 2)Ross RT6. B9. 0–1. 25. V8. 19.
Super. SPARC II (Voyager)Sun STP1. V8. 19. 94. 1×1=1.
File Extensions - .